Top level
 Component
 Transistor
 Device
 Sample prep


 Analysis
Top level
: the polarity I came up with doesn't match other diodes
N MOSFETs are usually considered completely off when for VGS < Vth and at least partially on otherwise. Assume VDD > Vth. Thus, if we have the following circuit:
Assuming Vin = VDD and Vout = 0V implies VGS = VDD. Cutoff mode requires VGS < Vth ⇒ VDD < Vth which is not true and so the device is not in cutoff mode. Next note that VDS = VGS and so checking for saturation mode if VDS > (VGS  Vth) ⇒ 0 > Vth. As Vth > 0 the device is conducting. Now assume Vin = 0V and Vout = VDD which implies VGS = VDD. Cutoff requires VGS < Vth ⇒ VDD < Vth which is true since VDD > Vth. Therefore, when the left terminal is higher than the right it forward conducts and blocks current when the right terminal is at higher potential than the left. This roughly yields the following circuit.
Similarly, a P MOSFET is considered completely off when VGS > Vth and at least partially on otherwise. Assume VDD < Vth. Thus if we have the following circuit:
Assuming Vin = VDD and Vout = 0V implies VGS = VDD. Cutoff mode requires VGS > Vth ⇒ VDD > Vth which is not true and so the device is not in cutoff mode. VDS = VGS and so in saturation mode if VDS < (VGS  Vth) ⇒ 0 < Vth. As Vth < 0 the device is conducting. Now assume Vin = 0V and Vout = VDD which implies VGS = VDD. Cutoff requires VGS > Vth ⇒ VDD > Vth which is true. Performing the same conversions we get: