This is an old revision of the document!
72-macrocell / 1600 gate Xilinx XC9500XL series CPLD.
Decapped on 1/29/2014 by lab group A of CSCI 4974/6974 at RPI.
Package
Die
Die size: 2020 x 3600 μm (7.27 mm^2)
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution 4.0 International
