Dual integrating sigma-delta ADC/DAC

NorTel CMOS41S process, 1.2 micron, double metal, double poly
spec'ed clock rate is 10.24 MHz
funtion is to test a double integration sigma delta modulated ADC and DAC
analog switched capacitor filters on front end
digital logic does decimation on ADC path and interpolation on DAC path




  • Single (21661×13629, 78.08MB)
mcmaster/northern-telecom/t36a.txt · Last modified: 2019/07/05 01:53 by mcmaster
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution 4.0 International
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki