This is an old revision of the document!
144-macrocell / 3200 gate Xilinx XC9500XL series CPLD.
Decapped on 2/4/2014 by lab group B of CSCI 4974/6974 at RPI.
Package
Die
Die size: 3290 x 4000 μm (13.16 mm^2)
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution 4.0 International
