# **Construction Analysis**

# NEC D481850GE-A10 8Mb SGRAM



# **INDEX TO TEXT**

<u>TITLE</u>	PAGE
INTRODUCTION	1
MAJOR FINDINGS	1
TECHNOLOGY DESCRIPTION	
Die Process and Design	2 - 3
ANALYSIS RESULTS	
Die Process and Design	4 - 6
ANALYSIS PROCEDURE	7
TABLES	
Overall Evaluation	8
Die Material Analysis	9
Horizontal Dimensions	10
Vertical Dimensions	11

#### **INTRODUCTION**

This report describes a construction analysis of the NEC D41850GE-A10, 8 Meg SGRAM. One decapsulated was received for the analysis. No date code was visible but parts were undoubtedly made in 1996.

#### **MAJOR FINDINGS**

### Questionable Items:<sup>1</sup> None.

#### **Special Features:**

- Sub-micron gate lengths (0.45 micron).
- Stacked capacitor DRAM cell design.
- Four layers of poly.

<sup>1</sup>*These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.* 

#### **TECHNOLOGY DESCRIPTION**

#### **Die Process and Design**

- Fabrication process: Selective oxidation CMOS process employing twin wells in a P-substrate (no epi was used).
- Final passivation: A single thick layer of nitride.
- Metallization: Metal 2 and metal 1 consisted of silicon-doped aluminum defined by a dry-etch technique. Both metal layers employed a titanium-nitride cap and barrier. Standard vias and tungsten plug contacts were employed.
- Intermetal dielectric: Intermetal dielectric (between M2 and M1) consisted of a layer of glass followed by a spin-on-glass (SOG) and another layer of glass.
- Pre-metal dielectric: A single layer of reflow glass over a densified oxide.
- Polysilicon: Four layers of polysilicon were employed. Poly 4 was used to form the common plate of the DRAM capacitors. Poly 3 was used to form the individual plates of the DRAM capacitors. Polycide 2 (poly 2 and tungsten silicide) was used to form interconnect and bit lines in the cell. Polycide 1 (poly 1 and tungsten silicide) was used to form all gates and word lines on the die.
- Diffusions: Implanted N+ and P+ diffusions formed the sources/drains of transistors. Diffusions were not silicided. Oxide sidewall spacers were used and were left in place.
- Wells: Twin wells in a P-substrate (no epi). A step in the local oxide was noted at the edge of N-wells.

#### **<u>TECHNOLOGY DESCRIPTION</u>** (continued)

- Fuses: All redundancy fuses had passivation and oxide cutouts over them. Some laser blown fuses were present.
- Memory cells: A stacked cell design using all four layers of poly as described above. Neither of the metal layers was used directly in the cells (i.e., used as "piggyback" word lines only). Cell size measured 3.1 microns<sup>2</sup>.

#### ANALYSIS RESULTS

#### **Die Process and Design:**

**Figures 1 - 35** 

Questionable Items:<sup>1</sup> None.

#### **Special Features:**

- Sub-micron gate lengths (0.45 micron).
- Stacked capacitor DRAM cell design.
- Four layers of poly.

#### **General Items:**

- Fabrication process: Selective oxidation CMOS process employing twin wells in a Psubstrate (no epi was used). No significant problems were found in the process.
- Design implementation: Die layout was clean and efficient. Alignment was good at all levels.
- Surface defects: No toolmarks, masking defects, or contamination areas were found.
- Final passivation: A single thick layer of nitride.
- Metallization: Metal 2 and metal 1 consisted of silicon-doped aluminum defined by a dry-etch technique. Both metal layers employed a titanium-nitride cap and barrier. Standard vias and tungsten plug contacts were employed. No problems were noted.

<sup>1</sup>*These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.* 

#### ANALYSIS RESULTS (continued)

- Metal patterning: Both metal layers were defined by a dry-etch of good quality.
- Metal defects: None. No notching of voiding of the metal layers was found. No silicon nodules were found following removal of the aluminum.
- Metal step coverage: Metal 2 aluminum thinned up to 85 percent at vias. Typical metal 2 thinning was 80 percent. Military standards allow up to 70 percent metal thinning at contacts of this size. Virtually no metal 1 thinning was present due to the use of tungsten plugs at contacts.
- Vias and contacts: Via and contact cuts appeared to be defined by a two-step etch. No excessive over-etching or other problems were found.
- Intermetal dielectric: Intermetal dielectric (between M2 and M1) consisted of a layer of glass followed by a spin-on glass (SOG) for planarization, and another layer of glass. No problems were found with these layers.
- Pre-metal dielectric: Three layers of reflow glass (BPSG) over a densified oxide in peripheral circuit areas and in the memory array (see Figure 13).
- Polysilicon: Four layers of polysilicon were employed. Poly 4 was in the form of a sheet and used to form the common plate of the DRAM capacitors. Poly 3 was used to form the individual plates of the DRAM capacitors. Polycide 2 (poly 2 and tungsten silicide) was used to form interconnect and bit lines in the cell. Polycide 1 (poly 1 and tungsten silicide) was used to form all gates and word lines on the die. Definition was good at all layers and no problems were noted.
- Isolation: Local oxide (LOCOS). No problems were present at the birdsbeaks or elsewhere. A step was present in the local oxide at the well boundaries.

#### ANALYSIS RESULTS (continued)

- Diffusions: Implanted N+ and P+ diffusions were used for sources and drains. Sidewall spacers were used and left in place. No problems were found in any of these areas.
- Wells: Twin wells were used in a P substrate (no epi was present). A step in the oxide was noted at the edge of the wells (indication of twin-well process) and no problems were found. The P-well could not be delineated.
- Fuses: All redundancy fuses had passivation and oxide cutouts over them. Some laser blown fuses were present.
- Memory cells: A stacked cell design using all four layers of poly as described above. Capacitors were formed over the bit line. Neither of the metal layers was used directly in the cells (i.e., used as "piggyback" word lines only). Cell pitch was 1.3 x 2.4 microns (3.12 microns<sup>2</sup>).

#### **PROCEDURE**

The devices were subjected to the following analysis procedures:

Internal optical inspection and photography SEM inspection of passivation Delayer to metal 2 and inspect Aluminum removal (metal 2) and inspect Delayer to metal 1 and inspect Aluminum removal (metal 1) and inspect Delayer to poly 4, poly 3, poly 2 and inspect Delayer to poly 1/substrate and inspect poly and substrate Die sectioning (90° for SEM)<sup>\*</sup> Measure horizontal dimensions Measure vertical dimensions Die material analysis

\*Delineation of cross-sections is by silicon etch unless otherwise indicated.

# **OVERALL QUALITY EVALUATION:** Overall Rating: Good

## **DETAIL OF EVALUATION**

Die surface integrity:

Toolmarks (absence)	G
Particles (absence)	G
Contamination (absence)	G
Process defects (absence)	G
General workmanship	G
Passivation integrity	G
Metal definition	Ν
Metal integrity	Ν
Metal registration	G
Contact coverage	G
Contact registration	G

*G* = *Good*, *P* = *Poor*, *N* = *Normal*, *NP* = *Normal/Poor* 

# **DIE MATERIAL ANALYSIS**

Overlay passivation:	Nitride.
Metallization 2:	Aluminum with a titanium-nitride (TiN) cap and barrier.
Intermetal dielectric (IMD):	Two layers of silicon-dioxide with a planarizing glass (SOG) between.
Metallization 1:	Aluminum with a titanium-nitride (TiN) cap and barrier.
Pre-metal glass:	Three layers of reflow glass over a densified oxide.
Polycide:	Tungsten-silicide.

# **HORIZONTAL DIMENSIONS**

Die size:	6.8 x 9.9 mm (271 x 393 mils)	
Die area:	69 mm <sup>2</sup> (106,503 mils <sup>2</sup> )	
Min pad size:	0.11 x 0.11 mm (4.3 x 4.3 mils)	
Min pad window:	0.09 x 0.09 mm (3.8 x 3.8 mils)	
Min pad space:	0.05 mm (2.0 mils)	
Min metal 2 width:	1.3 micron	
Min metal 2 space:	1.5 micron	
Min metal 2 pitch:	2.8 microns	
Min via:	1.1 micron	
Min via pitch:	2.0 microns	
Min metal 1 width:	0.6 micron	
Min metal 1 space:	0.5 micron	
Min metal 1 pitch:	1.1 micron	
Min contact:	0.7 micron	
Min contact pitch:	1.4 micron	
Min poly 3 width:	0.8 micron	
Min poly 3 space:	0.4 micron	
Min polycide 2 width:	0.2 micron	
Min polycide 2 space:	0.7 micron	
Min polycide 1 width - (cell):	0.2 micron	
Min polycide 1 space:	0.5 micron	
Min gate length* - (N-channe	l): 0.6 micron	
- (P-channe	l): 0.8 micron	
Cell size:	3.12 microns <sup>2</sup>	
Cell pitch:	1.3 x 2.4 microns	

\*Physical gate length.

#### **VERTICAL DIMENSIONS**

#### Die thickness:

#### 0.4 mm (15.5 mils)

#### **Layers**

Passivation: Metal 1 - cap: - aluminum: - barrier: Intermetal dielectric - glass 3: - glass 2 (SOG): - glass 1: Metal 1 - cap: - aluminum: - barrier: Reflow glass 3: Reflow glass 2: Reflow glass 1: Poly 4 (sheet): Poly 3: Polycide 2: Polycide 1: Local oxide: N+ S/D diffusion: P+ S/D diffusion: N-well:

0.8 micron 0.05 micron (approximate) 0.9 micron 0.1 micron 0.4 micron 0 - 0.6 micron 0.5 micron 0.05 micron (approximate) 0.4 micron 0.1 micron 0.5 - 0.9 micron 0.3 - 0.5 micron 0.1 - 0.3 micron 1.3 micron 0.35 micron 0.1 micron 0.2 micron 0.25 micron 0.25 micron 0.3 micron (approximate) 5 microns

# **INDEX TO FIGURES**

PHYSICAL DIE STRUCTURES	Figures 1 - 31
DIE LAYOUT AND IDENTIFICATION	Figures 2 - 3
COLOR DRAWING OF DIE STRUCTURE	Figure 19
MEMORY CELL STRUCTURES	Figures 20 - 27
REDUNDANCY FUSES	Figures 28 - 29a
BOND PAD STRUCTURE	Figure 30
EDGE SEAL STRUCTURE	Figure 31
TYPICAL CIRCUITRY AND I/O STRUCTURE	Figure 32
OPTICAL VIEWS OF CIRCUIT BLOCKS	Figures 33 - 35c











Figure 3. Optical views illustrating die corners. Mag. 130x.



Mag. 200x





Mag. 4000x



Mag. 8000x



Mag. 13,000x





Figure 6. SEM section views illustrating metal 2 line profiles.



Mag. 3250x

Mag. 6500x

Mag. 6500x



Mag. 6000x





Figure 8. SEM views illustrating metal 2 step coverage. 60°.



Mag. 26,000x





Figure 9. SEM section views illustrating M2-M1 via and intermetal dielectric.





Mag. 40,000x

Figure 9a. SEM views illustrating metal 2 barrier. 45°.





Mag. 52,000x

Mag. 26,000x



Figure 11. Topological views illustrating metal 1 patterning.  $0^{\circ}$ .



Figure 12. SEM views illustrating metal 1 step coverage. 60°.





Mag. 40,000x

Figure 12a. SEM views illustrating metal 1 barrier. 45°.



glass etch





#### metal 1-to-poly 1





0 0

0 0

0 0

.

0 0 0

0 0

0

.

0 0

0

....

....

0 0

Mag. 3250x



0 0



Mag. 6500x

Figure 14. Topological SEM views illustrating poly patterning. 0°.



Mag. 6000x



Figure 15. SEM views illustrating poly step coverage.  $60^{\circ}$ .







Mag. 7000x





Mag. 26,000x



glass etch, Mag. 52,000x











Figure 17. SEM section views illustrating typical gate structures. Mag. 26,000x.



Figure 17a. Detailed SEM views illustrating typical gates. Mag. 52,000x.



Mag. 800x

Figure 18. Section views illustrating well structure, step in oxide, and typical birdsbeak.



Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly,

Red = Diffusion, and Gray = Substrate

Figure 19. Color cross section drawing illustrating device structure.



metal 1



POLY3

poly 3







metal 1



#### Integrated Circuit Engineering Corporation

FIGURE 26



unlayered





Mag. 13,000x

Mag. 26,000x

Mag. 52,000x

Figure 24. SEM section views illustrating SGRAM cell.



Mag. 13,000x





Mag. 13,000x



Mag. 26,000x



Mag. 40,000x



Mag. 13,000x







Mag. 3250x, 0°



Mag. 3000x, 45°



Mag. 8000x, 45°







Figure 29a. Detailed SEM views illustrating fuse.



## Mag. 1600x





## Figure 30. SEM section views illustrating typical bond pad.



Mag. 6500x

Mag. 26,000x

Figure 31. SEM section views illustrating edge seal.

	I HAVE THE PETERSON DESCRIPTION OF TAXABLE PERSON NAMED IN CONTRACTOR OF TAXABLE PERSON NA A PERSON NAMED INTERPERSON NAMED INTERPER		
	Construction (CONSTRUCTION)		
	and the state of t		
	In this way to the second second		
800000000000000000000000000000000000000	Conception of Conception		1.1
	- Contractory of Streeman and Streeman of		A A COMPANY
	Contraction of the statements		
	Contraction of the local division of the loc		
	and the second state of th		
	Contraction of the local division of the loc	Section 1	100000
	A CARDER & CONTRACTOR OF CONTRAC		
	a construction of the second s		121,211110
	Constanting to the second states		
	Destaure and the second second second		
	and the second division of the second divisio		
and a second s	and the second se		
	Training of the		
	CONTRACTOR OF CASE		
	· NAME COLORIDATION : 2 - C		191
	Come of the second second second		
	the Printle of Blance		1 1 1 merete #
	The second		
	Stimmer Considerate and		
	Subjement Street Street		
	Concernation of the owner where the owner where		
	ALC: NOT THE REAL PROPERTY OF		l i inter
	TAXABLE INCOME.		
	Company of the state of the sta		111 CD 0010
	States and states in the second second second		
	property beautiquesting		
	a second states and second states and		

Mag. 800x





Figure 32. Optical views of typical circuitry and I/O structure.



Figure 33. Optical view of Block A. Intact, Mag. 820x.



Figure 33a. Optical view of Block A. Metal 1, Mag. 820x.



Figure 33b. Optical view of Block A. Unlayered, Mag. 820x.



Figure 34. Optical view of Block B. Intact, Mag. 1250x.



Figure 34a. Optical view of Block B. Metal 1, Mag. 1250x.



Figure 34b. Optical view of Block B. Unlayered, Mag. 1250x.



Figure 35. Optical view of Block C. Intact, Mag. 1400x.



Figure 35a. Optical view of Block C. Metal 1, Mag. 1400x.



Figure 35b. Optical view of Block C. Unlayered, Mag. 1400x.