Construction Analysis

AMD AM27C010 1M UVEPROM



INDEX TO TEXT

<u>TITLE</u> PAGE INTRODUCTION 1 MAJOR FINDINGS 1 TECHNOLOGY DESCRIPTION Assembly 2 **Die Process** 2 - 3 ANALYSIS RESULTS I Assembly 4 ANALYSIS RESULTS II **Die Process** 5 - 7 TABLES 8 Procedure 9 **Overall Quality Evaluation** Package Markings 10 Wirebond Strength 10 Die Material Analysis 10 Horizontal/Vertical Dimensions 11

INDEX TO FIGURES

ASSEMBLY	Figures 1 - 4
DIE LAYOUT AND IDENTIFICATION	Figures 5 - 7
PHYSICAL DIE STRUCTURES	Figures 8 - 31
COLOR DRAWING OF DIE STRUCTURE	Figure 21
MEMORY CELLS	Figures 22 - 29
INPUT PROTECTION STRUCTURE	Figure 30
GENERAL CIRCUIT LAYOUT	Figure 31

INTRODUCTION

This report describes a construction analysis of the AMD AM27C010 1M UVEPROM. Five devices packaged in 32-pin Ceramic Dual In-Line Packages (CERDIPs) with a quartz window were received for the analysis. Devices were date coded 9634.

MAJOR FINDINGS

Questionable Items:¹ None.

Special Features:

- Tungsten plugs used at all contacts.
- Sub-micron gate lengths (0.7 N-channel and 0.8 P-channel.)
- ONO dielectric used in array.

¹*These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.*

TECHNOLOGY DESCRIPTION

Assembly:

- Devices were packaged in 32-pin Ceramic Dual In-Line Packages (CERDIPs). A quartz window was present over the die.
- The package consisted of two ceramic halves held together by a glass frit. The die was mounted to the cavity floor using a silver-filled glass.
- Die separation was by sawing.
- Wirebonding was by the ultrasonic wedge bond method using 1.2 mil O.D. aluminum wire.
- All pins except pin 30 were connected. No multiple bonding wires were noted.

Die Process:

- Devices were fabricated using a selective oxidation, twin-well CMOS process in a P substrate. No epi was used.
- No die coat was present.
- Passivation consisted of two layers of silicon-dioxide.
- Metallization consisted of a single layer of dry-etched metal. The metal layer consisted of aluminum with a titanium-nitride barrier. A thin titanium adhesion layer was used under the metal 1 barrier. Tungsten plugs were used at all contacts.
- Pre-metal dielectric consisted of a layer of borophosphosilicate glass (BPSG) over various densified oxides. The glass was reflowed prior to contact cuts only.

TECHNOLOGY DESCRIPTION (continued)

- Two layers of poly were used on the die. Poly 2 (tungsten silicide) was used to form all gates on the die and the select/word line in the EPROM cell. Poly 1 (no silicide) was used exclusively in the cell to form the floating gates. Direct poly-to-diffusion (buried) contacts were not used. Interpoly dielectric consisted of nitride between two layers of oxide (ONO). Definition of poly was by a dry etch.
- Standard implanted N+ and P+ diffusions formed the sources/drains of the CMOS transistors. An LDD process was used with oxide sidewall spacers left in place.
- Local oxide (LOCOS) isolation. A slight step was present at the edge of the well which indicates a twin-well process was used.
- Memory cell consisted of a standard stacked poly EPROM design. Metal was used to form the bit lines. Poly 2 was used to form the word/select lines, and poly 1 was used exclusively to form the floating gates. As mentioned, ONO was used as the interpoly dielectric.
- Redundancy fuses were not present.

ANALYSIS RESULTS I

Package and Assembly:

Figures 1 - 4

Questionable Items:¹ None.

Special Features: None.

General Items:

- Devices were packaged in 32-pin Ceramic Dual In-Line Packages (CERDIPs).
- Overall package quality: Good. No significant defects were noted in the external or internal portions of the package. No cracks or chips were noted in the packages. The package consisted of two ceramic halves held together by a glass frit. A quartz window was present over the die.
- Leadframe: The leadframe was apparently constructed of iron-nickel. No voids or cracks were in the glass frit seal.
- Die dicing: Die separation was by sawing of normal quality. No large cracks or chips were present.
- Die attach: A silver-filled glass was used to attach the die to the header. No significant voids were noted.
- Wirebonding was by the ultrasonic wedge bond method using 1.2 mil O.D. aluminum wire. The clearance of the wires was normal. Bond pull strengths were normal (see page 10). No problems were noted.

¹*These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.*

ANALYSIS RESULTS II

Die Process:

Figures 5 - 31

Questionable Items:¹ None.

Special Features:

- Tungsten plugs used at all contacts.
- Sub-micron gate lengths (0.7 micron N-channel and 0.8 P-channel.)
- ONO dielectric used in array.

General Items:

- Fabrication process: Devices were fabricated using a selective oxidation, twin-well CMOS process in a P substrate. No epi was used.
- Process implementation: Die layout was clean and efficient. Alignment was good at all levels. No damage or contamination was found.
- Die coat: No die coat was present.
- Overlay passivation: Two layers of silicon-dioxide. The top layer was very thin. Overlay integrity test indicated defect-free passivation. Edge seal was good.
- Metallization: A single layer of metal consisting of aluminum with a titanium-nitride barrier. A thin titanium adhesion layer was noted under the barrier. Tungsten plugs were used at all contacts. No problems were noted.

¹*These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.*

ANALYSIS RESULTS II (continued)

- Metal patterning: The metal layer was patterned by a dry etch of normal quality. Contacts were completely surrounded by metal.
- Metal defects: No voiding, notching, or neckdown was noted in the metal layer. Silicon nodules were noted following the removal of the metal. Some nodules occupied up to 50 percent of metal line widths. Silicon nodules which occupy >50 percent of the line widths can cause an increase in the aluminum's susceptibility to electromigration.
- Metal step coverage: Aluminum thinning did not exceed 60 percent due to the presence of the tungsten plugs. MIL-STD allows up to 70 percent metal thinning for contacts of this size.
- Pre-metal dielectric: A layer of borophosphosilicate glass (BPSG) over various densified oxides was used under the metal. Reflow was performed prior to contact cuts only. No problems were found.
- Contact defects: Contact cuts were defined by a dry-etch process. No over-etching of the contacts was noted.
- Polysilicon: Two layers of poly were used on the die. Poly 2 (tungsten silicide) was used to form all gates on the die and the select/word line in the EPROM cell.
 Poly 1 (no silicide) was used exclusively in the cell to form the floating gates. Direct poly-to-diffusion (buried) contacts were not used. Interpoly dielectric consisted of a layer of nitride between two layers of oxide (ONO). Definition was by a dry etch of normal quality. No poly stringers or spurs were present.
- Diffusions: Standard implanted N+ and P+ diffusions formed the sources/drains of the CMOS transistors. An LDD process was used with oxide sidewall spacers left in place.

ANALYSIS RESULTS II (continued)

- Isolation: Local oxide (LOCOS) isolation was used. The slight step present at the well boundary indicates a twin-well process was employed.
- EPROM array: Memory cell consisted of a standard stacked poly EPROM design. Metal was used to form the bit lines. Poly 2 was used to form the word/select lines, and poly 1 was used exclusively to form the floating gates. As mentioned, ONO was used as the interpoly dielectric. Cell pitch was 2.3 x 2.4 microns.
- Redundancy fuses were not present on the die.

PROCEDURE

The devices were subjected to the following analysis procedures:

External inspection X-ray Delid Internal optical inspection SEM of passivation Passivation integrity test Wirepull test Passivation removal SEM inspection of metal Metal removal and inspect barrier Delayer to silicon and inspect poly/die surface Die sectioning (90° for SEM)* Die material analysis (EDX and WDX) Measure horizontal dimensions

*Delineation of cross-sections is by silicon etch unless otherwise indicated.

OVERALL QUALITY EVALUATION: Overall Rating: Good

DETAIL OF EVALUATION

Package integrity	Ν
Package markings	Ν
Die placement	Ν
Wirebond placement	Ν
Wire spacing	Ν
Wirebond quality	Ν
Die attach quality	Ν
Dicing quality	Ν
Die attach method	Silver-filled glass
Dicing method	Sawn
Wirebond method	Ultrasonic wedge bonds using 1.2 mil aluminum wire.
Die surface integrity:	
Toolmarks (absence)	G
Particles (absence)	G
Contamination (absence)	G
Process defects (absence)	G
General workmanship	G
Passivation integrity	G
Metal definition	Ν
Metal integrity	Ν
Contact coverage	Ν
Contact registration	G

G = *Good*, *P* = *Poor*, *N* = *Normal*, *NP* = *Normal/Poor*

PACKAGE MARKINGS (TOP)

MALAYSIA (LOGO) AM27C010 -200DC 9634APA 12.75V PGM

WIREBOND STRENGTH

Wire material:	1.2 mil O.D. aluminum
Die pad material:	aluminum
<u>Sample #</u>	1
# of wires pulled:	21
Bond lifts:	0
Force to break - high:	5.5g
- low	4g
- avg.	4.7g
- std. d	ev.: 0.45

DIE MATERIAL ANALYSIS (EDX and WDX)

Overlay passivation:	Two layers of silicon dioxide with 4.86 percent phosphorus.
Metallization:	Aluminum (Al) with a titanium-nitride (TiN) barrier and thin titanium (Ti) adhesion layer.
Poly 2:	Tungsten (W) silicide.
Pre-metal dielectric:	A layer of borophosphosilicate glass (BPSG) containing 3.81 wt. percent phosphorus and 2.3 wt. percent boron over various densified oxides.

HORIZONTAL DIMENSIONS

Die size:	3.7 x 4.3 mm (146 x 169 mils)
Die area:	15.9 mm ² (24,675 mils ²)
Min pad size:	0.14 x 0.14 mm (5.4 x 5.4 mils)
Min pad window:	0.12 x 0.12 mm (4.8 x 4.8 mils)
Min pad space:	3.6 microns
Min metal width:	1.2 micron
Min metal space:	1.1 micron
Min metal pitch:	2.3 microns
Min contact:	1.0 micron
Min poly 2 width:	0.7 micron
Min poly 2 space:	0.8 micron
Min poly 1 width:	0.7 micron
Min gate length - (N-channel):*	0.7 micron
- (P-channel):	0.8 micron
Cell gate:	0.7 micron
Cell pitch:	2.3 x 2.4 microns
Cell size:	5.52 microns

VERTICAL DIMENSIONS

Die thickness:

0.5 mm (20 mils)

Layers:

Passivation 2:	0.12 micron
Passivation 1:	0.5 micron
Metal - aluminum:	0.9 micron
- barrier:	0.1 micron
- plugs:	0.75 micron
Pre-metal dielectric:	0.6 - 0.95 micron
Oxide on poly 2:	0.1 micron
Poly - silicide:	0.15 micron
- poly 2:	0.18 micron
- poly 1:	0.15 micron
Local oxide:	0.4 micron
N+ S/D:	0.25 micron
P + S/D:	0.4 micron
N-well:	4.5 microns (approximate)
P-well:	Could not delineate

*Physical gate length







top



side

Figure 2. X-ray views of the package. Mag. 2.5x.



Mag. 150x















Mag. 500x



Mag. 800x

Figure 7. Optical views of markings on the die surface.



Mag. 4000x





silicon-etch



glass etch



Mag. 13,000x







Mag. 5000x





Mag. 3200x





Figure 12. Topological SEM views of metal patterning. 0° .



Mag. 35,000x, 45°



glass etch, Mag. 26,000x



Mag. 13,000x





metal-to-poly



metal-to-P+



metal-to-N+



Mag. 3500x





Figure 16. Topological SEM views of poly 2 patterning. 0° .



Figure 17. SEM views of poly 2 coverage. 60° .



Figure 18. SEM section views of typical transistors. Mag. 52,000x.



Figure 19. SEM section view of a local oxide birdsbeak. Mag. 52,000x.



Figure 20. Section views illustrating the well structure.



Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly,

Red = Diffusion, and Gray = Substrate

Figure 21. Color cross section drawing illustrating device structure.



metal



poly



Mag. 26,000x







metal



poly

Figure 24. Topological SEM views of the EPROM cell array. Mag. 6500x, 0°.







glass etch, Mag. 13,000x





N+ S/D

N+ S/D



silicon etch



glass etch

Figure 27. Detailed SEM views of the EPROM array (parallel to bit lines). Mag. 52,000x.



Mag. 13,000x





Mag. 13,000x





Figure 29. SEM views of the EPROM cell array (parallel to word line).



intact



delayered

Figure 30. Optical photographs of input protection structure. Mag. 400x.



intact



delayered

Figure 31. Optical views of general circuitry. Mag. 500x.