Ortec LG105/N Linear Gate & Stretcher

LG105/N LINEAR GATE AND STRETCHER MODULE CHARACTERISTICS
GENERAL INFORMATION

The LG105/N module is a high speed direct coupled linear gate and pulse stretcher capable of operating in both gated and ungated modes. Two specific gating modes, namely A-B or A only, are selectable through a front panel toggle switch. The module is designed to condition fast linear signals, such as photomultiplier output, for input to analyzing equipment such as a multi-channel pulse height analyzer. Specific front panel and top panel controls allow adjustment of input offset and bias as well as output offset. The input quiescent level can also be zero adjusted to eliminate input noise. In addition, output polarity is selectable through a front panel toggle switch. The circuit is packaged in a single width NIM standard module and is fully protected against overload damage.

SPECIFICATIONS

DATA

Input Impedance

50 Ohm +/- 5%

Polarity

Negative

Offset

Adjustable to Zero (+/- 1mV)

Linear Range

3 to 100 picocoulombs

Offset Temp. Coefficient

< 200uV/'C

Reflections

< 10% dc for 1 nSec risetime input
< 5% dc

Overload Recovery

< 5 nSec form -10V, < 10 nSec from +10V

Input Protection

To +/- 200V for 1 uSec or +/- 5V dc

GATE

Inputs

Two identical inputs for NIM-standard fast logic signal

MODE

Open

Enables at all times

A Only

Enabled for duration of the signal at input A

A*B

Enables for the overlap time of input A and B.

DELAY

< 5 nSec from input to gate completely open, < 3 nSec from input to gate completely closed.

BIAS

Provides zero suppression of gated fast data input signals. Range 0 to -1V, twenty-two turn front panel potentiometer.

OUTPUT

Offset

Adjustable to zero by twenty-two turn front panel potentiometer.

Polarity

Switch selectable positive or negative.

Range

Limited to 10.5V or 30 mA.

Impedance

450 ohm.

Linearity

< 1.0% integral over 10% to full scale of output full range. < 4% integral over 0 to 10% of output full range.

Temperature Range

0'C to +60'C

POWER REQUIREMENTS

+24V, 86 mA
+12V, 125 mA
-12V, 50 mA
-24V, 120 mA

Front Panel Color

Red

Up to a higher level directory | | For more information

DATA	Input Impedance	50 Ohm +/- 5%
	Polarity	Negative
	Offset	Adjustable to Zero (+/- 1mV)
	Linear Range	3 to 100 picocoulombs
	Offset Temp. Coefficient	< 200uV/'C
	Reflections	< 10% dc for 1 nSec risetime input < 5% dc
	Overload Recovery	< 5 nSec form -10V, < 10 nSec from +10V
	Input Protection	To +/- 200V for 1 uSec or +/- 5V dc
GATE	Inputs	Two identical inputs for NIM-standard fast logic signal
MODE	Open	Enables at all times
	A Only	Enabled for duration of the signal at input A
	A*B	Enables for the overlap time of input A and B.
DELAY		< 5 nSec from input to gate completely open, < 3 nSec from input to gate completely closed.
BIAS		Provides zero suppression of gated fast data input signals. Range 0 to -1V, twenty-two turn front panel potentiometer.
OUTPUT	Offset	Adjustable to zero by twenty-two turn front panel potentiometer.
	Polarity	Switch selectable positive or negative.
	Range	Limited to 10.5V or 30 mA.
	Impedance	450 ohm.
	Linearity	< 1.0% integral over 10% to full scale of output full range. < 4% integral over 0 to 10% of output full range.
Temperature Range		0'C to +60'C
POWER REQUIREMENTS		+24V, 86 mA +12V, 125 mA -12V, 50 mA -24V, 120 mA
Front Panel Color		Red