User Tools

Site Tools


xilinx:netgen

Generates a fully synthesized VHDL or Verilog netlist (raw slice primitives connected by wires) from a NGC file. Useful for simulation, static timing, etc.

xilinx/netgen.txt · Last modified: 2013/01/22 00:42 (external edit)