Generates a fully synthesized VHDL or Verilog netlist (raw slice primitives connected by wires) from a NGC file. Useful for simulation, static timing, etc.

 
xilinx/netgen.txt · Last modified: 2013/01/22 00:42 (external edit)
 
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution 4.0 International
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki