This shows you the differences between two versions of the page.
azonenberg:microchip:pic32mz2048ech [2014/03/24 19:27] azonenberg |
azonenberg:microchip:pic32mz2048ech [2015/01/04 22:50] |
||
---|---|---|---|
Line 1: | Line 1: | ||
- | {{tag> | ||
- | http:// | ||
- | |||
- | Microchip PIC32 microcontroller. | ||
- | |||
- | * 512 KB of SRAM | ||
- | * 2 MB of NOR flash | ||
- | * MIPS microAptiv CPU | ||
- | * No crypto accelerator (ECM series has this) | ||
- | * ADC | ||
- | * PLL | ||
- | * Other miscellaneous stuff | ||
- | |||
- | This is the first chip we've seen with a microAptiv core and Microchip' | ||
- | |||
- | It's //brand new//, to the point that Microchip' | ||
- | |||
- | Looks like a 130 nm copper process, probably 6-metal. Fill pattern looks like TSMC. | ||
- | |||
- | ====== Box ====== | ||
- | |||
- | {{: | ||
- | |||
- | ====== Board ====== | ||
- | |||
- | {{: | ||
- | |||
- | {{: | ||
- | |||
- | ====== Package ====== | ||
- | |||
- | {{: | ||
- | |||
- | Markings: | ||
- | |||
- | (Microchip logo) PIC32 | ||
- | MZ2048ECH | ||
- | 100-I/PT | ||
- | EAS3A3STDF3 | ||
- | 1347JEJ | ||
- | | ||
- | ====== Die ====== | ||
- | |||
- | Size is approximately 5800 x 5500 μm (31.9 mm< | ||
- | |||
- | ===== Top layer ===== | ||
- | |||
- | Overview | ||
- | |||
- | {{: | ||
- | |||
- | Power distribution wiring | ||
- | |||
- | {{: | ||
- | |||
- | Top left corner showing standard TSMC fill patterns | ||
- | |||
- | {{: | ||
- | |||
- | Long shot of mask rev markings | ||
- | |||
- | {{: | ||
- | |||
- | Closeup of mask rev markings. Looks like five copper layers and one thick aluminum layer. | ||
- | |||
- | {{: | ||
- | |||
- | ===== Active ===== | ||
- | |||
- | NOR flash | ||
- | |||
- | {{: | ||
- | |||
- | Litho-optimized SRAM cells | ||
- | |||
- | {{: | ||
- | |||
- | {{: | ||
- | |||
- | Random gates in middle of die. Gate length looks like 130 nm. | ||
- | |||
- | {{: | ||
- | |||
- | {{: |