{{tag>collection_azonenberg vendor_st type_mcu year_2015 foundry_tsmc tech_90nm}}


====== Package ======

{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_pkgtop_mit5x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_pkgtop_mit5x/|pkgtop_mit5x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_pkgtop_mit5x.jpg|Single]] (7408x7432, 15.3445MiB)

====== Die ======

<code>
</code>

{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_mz_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_mz_mit20x/|mz_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_mz_mit20x.jpg|Single]] (13177x13151, 42.9814MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr1_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr1_mit20x/|dlyr1_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr1_mit20x.jpg|Single]] (13384x13288, 50.2675MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr2_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr2_mit20x/|dlyr2_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr2_mit20x.jpg|Single]] (13349x13265, 43.4183MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr3_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr3_mit20x/|dlyr3_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr3_mit20x.jpg|Single]] (13199x13101, 39.1041MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr4_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr4_mit20x/|dlyr4_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr4_mit20x.jpg|Single]] (13318x13213, 41.1757MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr5_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr5_mit20x/|dlyr5_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr5_mit20x.jpg|Single]] (13370x13291, 46.4816MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr5b_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr5b_mit20x/|dlyr5b_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr5b_mit20x.jpg|Single]] (13387x13260, 45.6043MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr6_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr6_mit20x/|dlyr6_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr6_mit20x.jpg|Single]] (13322x13239, 43.798MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr6b_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr6b_mit20x/|dlyr6b_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr6b_mit20x.jpg|Single]] (13264x13206, 44.6437MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr7_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr7_mit20x/|dlyr7_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr7_mit20x.jpg|Single]] (13217x13162, 44.4075MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr7b_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr7b_mit20x/|dlyr7b_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr7b_mit20x.jpg|Single]] (13295x13269, 44.4125MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr8_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr8_mit20x/|dlyr8_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr8_mit20x.jpg|Single]] (13369x13300, 48.5659MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr9_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr9_mit20x/|dlyr9_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr9_mit20x.jpg|Single]] (13318x13218, 45.2881MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr9b_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr9b_mit20x/|dlyr9b_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr9b_mit20x.jpg|Single]] (13326x13300, 46.7006MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr10_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr10_mit20x/|dlyr10_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr10_mit20x.jpg|Single]] (13289x13226, 39.6831MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr11_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr11_mit20x/|dlyr11_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr11_mit20x.jpg|Single]] (13273x13292, 37.8837MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_strip_mit20x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_strip_mit20x/|strip_mit20x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_strip_mit20x.jpg|Single]] (13287x13206, 37.6218MiB)
{{https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr7b_ns100x.thumb.jpg}}

[[https://siliconpr0n.org/map/st/stm32l431/azonenberg_dlyr7b_ns100x/|dlyr7b_ns100x]]

  * [[https://siliconpr0n.org/map/st/stm32l431/single/st_stm32l431_azonenberg_dlyr7b_ns100x.jpg|Single]] (37050x36722, 291.624MiB)