Silicon Prawn

User Tools

Site Tools

Trace: • mcs-12085 • intel
azonenberg:xilinx:xc2c64a

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
azonenberg:xilinx:xc2c64a [2014/02/02 23:27] – azonenbergazonenberg:xilinx:xc2c64a [2025/08/04 21:24] (current) – external edit 127.0.0.1
Line 1: Line 1:
-{{tag>collection_az vendor_xilinx type_logic type_logic/programmable type_logic/programmable/cpld foundry_umc tech_180nm}}+{{tag>collection_az vendor_xilinx type_logic type_logic/programmable type_logic/programmable/cpld foundry_umc tech_180nm year_2004}}
  
 [[vendor:xilinx|Xilinx]] [[vendor:xilinx:xc2c|CoolRunner-II CPLD]] with 64 macrocells. The -A version supports two I/O banks while the baseline XC2C64 only has one. [[vendor:xilinx|Xilinx]] [[vendor:xilinx:xc2c|CoolRunner-II CPLD]] with 64 macrocells. The -A version supports two I/O banks while the baseline XC2C64 only has one.
Line 16: Line 16:
  
 ====== Die overview ====== ====== Die overview ======
 +
 +Die size: 1930 x 2390 μm (4.61 mm^2)
  
 {{:azonenberg:xilinx:xc2c64a_bf_neo5x.jpg?600|}} {{:azonenberg:xilinx:xc2c64a_bf_neo5x.jpg?600|}}
azonenberg/xilinx/xc2c64a.1391383643.txt.gz · Last modified: 2014/02/02 23:27 by azonenberg