Silicon Prawn

User Tools

Site Tools

Trace: • mcs-12085 • intel
azonenberg:xilinx:xc2c64a

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision		Previous revision
azonenberg:xilinx:xc2c64a [2014/02/02 22:41] – created azonenbergazonenberg:xilinx:xc2c64a [2025/08/04 21:24] (current) – external edit 127.0.0.1
Line 1: Line 1:
-{{tag>collection_az vendor_xilinx type_logic type_logic/programmable type_logic/programmable/cpld foundry_umc tech_180nm}}+{{tag>collection_az vendor_xilinx type_logic type_logic/programmable type_logic/programmable/cpld foundry_umc tech_180nm year_2004}}
  
-CoolRunner-II CPLD with 64 macrocells. The -A version supports two I/O banks while the baseline XC2C64 only has one.+[[vendor:xilinx|Xilinx]] [[vendor:xilinx:xc2c|CoolRunner-II CPLD]] with 64 macrocells. The -A version supports two I/O banks while the baseline XC2C64 only has one.
  
 ====== Package ====== ====== Package ======
Line 8: Line 8:
  
 Markings: Markings:
-  [Xilinx logo] 2C32A+  [Xilinx logo] 2C64A
   F43891-1037   F43891-1037
   PHILLIPINES   PHILLIPINES
   C4-AMS 7C   C4-AMS 7C
  
-{{:protected:azonenberg:xilinx:s7303200_cropped.jpg?300|}}+{{:azonenberg:xilinx:s7303200_cropped.jpg?300|}}
  
 ====== Die overview ====== ====== Die overview ======
  
-{{:protected:azonenberg:xilinx:xc2c64a_bf_neo5x.jpg?600|}}+Die size: 1930 x 2390 μm (4.61 mm^2) 
 + 
 +{{:azonenberg:xilinx:xc2c64a_bf_neo5x.jpg?600|}} 
 ====== Closeups ====== ====== Closeups ======
  
-{{:protected:azonenberg:xilinx:xc2c64a_01_bf_neo20x.jpg?600|}}+{{:azonenberg:xilinx:xc2c64a_01_bf_neo20x.jpg?600|}}
  
-{{:protected:azonenberg:xilinx:xc2c64a_04_bf_neo40x.jpg?600|}}+{{:azonenberg:xilinx:xc2c64a_04_bf_neo40x.jpg?600|}}
  
 ====== Map ====== ====== Map ======
  
 TODO TODO
azonenberg/xilinx/xc2c64a.1391380891.txt.gz · Last modified: 2014/02/02 22:41 by azonenberg