Silicon Prawn

User Tools

Site Tools

Trace: • altera • chrontel • supersparc-cache-controller
azonenberg:xilinx:xc2c128

Differences

This shows you the differences between two versions of the page.


Previous revision
—azonenberg:xilinx:xc2c128 [2025/08/04 21:24] (current) – external edit 127.0.0.1
Line 1: Line 1:
 +{{tag>collection_az vendor_xilinx type_logic type_logic/programmable type_logic/programmable/cpld foundry_umc tech_180nm year_2002}}
  
 +[[vendor:xilinx|Xilinx]] [[vendor:xilinx:xc2c|CoolRunner-II CPLD]] with 128 macrocells (eight function blocks). Die revision B.
 +
 +====== Package ======
 +
 +VQG100 - 100-pin 0.5mm TQFP
 +
 +Markings:
 +  [Xilinx logo] 2C128 (TCM)
 +  VQG100BMS1333
 +  F4598162A
 +  7C
 +
 +{{:azonenberg:xilinx:dscf4618_cropped.jpg?300|}}
 +
 +====== Die ======
 +
 +Die size: 2710 x 3540 μm (9.59 mm^2)
 +
 +{{:azonenberg:xilinx:xc2c128_bf_neo5x.jpg?600|}}
 +
 +{{:azonenberg:xilinx:xc2c128_09_bf_neo40x_annotated.jpg?600|}}
 +
 +{{:azonenberg:xilinx:xc2c128_10_bf_neo40x_annotated.jpg?600|}}
 +
 +{{:azonenberg:xilinx:xc2c128_11_bf_neo40x_annotated.jpg?600|}}
 +
 +{{:azonenberg:xilinx:xc2c128_12_bf_neo40x_annotated.jpg?600|}}
 +
 +{{:azonenberg:xilinx:xc2c128_13_bf_neo40x_annotated.jpg?600|}}
 +
 +====== Map ======
 +
 +TODO