azonenberg:microchip:pic32mz2048ech
                Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| azonenberg:microchip:pic32mz2048ech [2014/03/24 16:42] – azonenberg | azonenberg:microchip:pic32mz2048ech [2025/08/04 21:24] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | {{tag> | + | {{tag> | 
| http:// | http:// | ||
| Line 17: | Line 17: | ||
| It's //brand new//, to the point that Microchip' | It's //brand new//, to the point that Microchip' | ||
| - | Looks like 65 nm 6-metal TSMC. | + | Looks like a 90 nm copper process, probably  | 
| ====== Box ====== | ====== Box ====== | ||
| Line 66: | Line 66: | ||
| {{: | {{: | ||
| + | |||
| + | ===== Active ===== | ||
| + | |||
| + | NOR flash | ||
| + | |||
| + | {{: | ||
| + | |||
| + | Litho-optimized SRAM cells. Bitcell area matches published TSMC 90nm SRAM size exactly. | ||
| + | |||
| + | {{: | ||
| + | |||
| + | {{: | ||
| + | |||
| + | Random gates in middle of die. | ||
| + | |||
| + | {{: | ||
| + | |||
| + | {{: | ||
azonenberg/microchip/pic32mz2048ech.1395679363.txt.gz · Last modified: 2014/03/24 16:42 by azonenberg
                
                