Differences

This shows you the differences between two versions of the page.

--- 4e71:microchip:pic12f609 [2025/05/19 19:24] – mcmaster
+++ 4e71:microchip:pic12f609 [2025/08/04 21:24] (current) – external edit 127.0.0.1
@@ Line 22: / Line 22: @@
 {{:4e71:microchip:pic12f609:chips_mill.jpg?300|}}
 {{:4e71:microchip:pic12f609:p5192068.jpg?300|}}
+"Yes, as someone here mentioned if you're quite careful you can bend the pins back 180 degrees one time without breaking them. Then I use this adapter I made to allow flipping the sides of the socket to allow direct connection of the inverted chip. Pic #1 is the 'scope setup with the trailing socket from the programmer on levelling/rotation table. Pic #2 is normal connection to programmer for normal chip pin to pin connection. Pic #3 is with the adapter added for flipping the pins on each side of the socket to allow connection of inverted chip with legs bent back 180 degrees. Pic #4 is the adapter, you solder direct pin to pin right down one side and then add wires connecting the opposite side pins. Pic #5 is the adapter from below. This allows flipped chip with bent legs to sit in normal position in ZIF socket and still be read as normal. 🙂 "
 {{:4e71:microchip:pic12f609:milling1.jpg?300|}}
@@ Line 50: / Line 52: @@
 </code>
-{{https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_mz.thumb.jpg}}
+{{https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_mz.thumb.jpg}}
-[[https://siliconpr0n.org/map/microchip/pic12f609/4e71_mz/|mz]]
+[[https://siliconprawn.org/map/microchip/pic12f609/4e71_mz/|mz]]
-  * [[https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_mz.jpg|Single]] (6440x5810, 13.638MiB)
+  * [[https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_mz.jpg|Single]] (6440x5810, 13.638MiB)
-{{https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back_ir.thumb.jpg}}
+{{https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back_ir.thumb.jpg}}
-[[https://siliconpr0n.org/map/microchip/pic12f609/4e71_back_ir/|back_ir]]
+[[https://siliconprawn.org/map/microchip/pic12f609/4e71_back_ir/|back_ir]]
-  * [[https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back_ir.jpg|Single]] (7884x7184, 37.7383MiB)
+  * [[https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back_ir.jpg|Single]] (7884x7184, 37.7383MiB)
-{{https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_bs_ir2.thumb.jpg}}
+{{https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_bs_ir2.thumb.jpg}}
-[[https://siliconpr0n.org/map/microchip/pic12f609/4e71_bs_ir2/|bs_ir2]]
+[[https://siliconprawn.org/map/microchip/pic12f609/4e71_bs_ir2/|bs_ir2]]
-  * [[https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_bs_ir2.jpg|Single]] (3840x2160, Gray)
+  * [[https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_bs_ir2.jpg|Single]] (3840x2160, Gray)
-{{https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back3.thumb.jpg}}
+{{https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back3.thumb.jpg}}
-[[https://siliconpr0n.org/map/microchip/pic12f609/4e71_back3/|back3]]
+[[https://siliconprawn.org/map/microchip/pic12f609/4e71_back3/|back3]]
-  * [[https://siliconpr0n.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back3.jpg|Single]] (3840x2160, 7.90906MiB)
+  * [[https://siliconprawn.org/map/microchip/pic12f609/single/microchip_pic12f609_4e71_back3.jpg|Single]] (3840x2160, 7.90906MiB)