This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
azonenberg:microchip:pic12f683 [2014/03/14 00:20] azonenberg [Metal 3] |
azonenberg:microchip:pic12f683 [2015/01/04 22:50] 127.0.0.1 external edit |
||
---|---|---|---|
Line 3: | Line 3: | ||
Microchip PIC12F683. | Microchip PIC12F683. | ||
- | [[http:// | + | [[http:// |
====== Package ====== | ====== Package ====== | ||
Line 65: | Line 65: | ||
{{: | {{: | ||
+ | ===== EEPROM ===== | ||
+ | |||
+ | {{: | ||
+ | |||
+ | ===== SRAM ===== | ||
+ | |||
+ | {{: | ||
+ | |||
+ | 6T cell size is 5.25 μm x 7.35 μm (38.6 μm^2). | ||
+ | |||
+ | ===== Flash ===== | ||
+ | |||
+ | {{: | ||
+ | |||
+ | ===== Fuses ===== | ||
+ | |||
+ | {{: | ||
+ | |||
+ | ===== Random logic ===== | ||
+ | |||
+ | {{: | ||
+ | |||
+ | ===== Random notes ===== | ||
+ | |||
+ | Flash | ||
+ | 24 + 32 horizontal = 56 on bottom x 32 on side = 1792 unit cells | ||
+ | Actual flash capacity is 2048 14-bit words = 28672 bits so each unit cell = 16 bits. 4x4? | ||
+ | |||
+ | SRAM | ||
+ | 4 columns of 8 bits each | ||
+ | 32 rows | ||
+ | Horizontal WLs | ||
+ | Vertical BLs | ||
+ | |||
+ | 5 bit row address bus | ||
+ | 2 bit col address bus | ||
+ | |||
+ | EEPROM | ||
+ | 256 bytes | ||
+ | 16 horizontal x 16 vertical = 256 unit cells | ||
+ | Seems to be some dummy bits? | ||