https://github.com/florianbenz/bil

https://forums.xilinx.com/t5/General-Technical-Discussion/Hacking-BRAM-in-my-bitstream/td-p/501882

Global Set/Reset (GSR)

“”“All Xilinx FPGA devices have a dedicated asynchronous reset called Global Set/Reset (GSR). GSR is automatically asserted at the end of FPGA configuration, regardless of the design. For gate-level simulation, this GSR signal is also inserted to mimic this operation to allow accurate simulation of the initialized design as it happens in the silicon. Adding another asynchronous reset to the actual code only duplicates this dedicated feature. It is not necessary for device initialization or simulation initialization.”“” [http://www.utdallas.edu/~zhoud/EE%203120/Xilinix%20sim.pdf]

Relationally placed macros

use RLOC instead of LOC constraint

Example: FIXME

 
xilinx/start.txt · Last modified: 2017/09/18 19:03 by mcmaster-guest
 
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution 4.0 International
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki