This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | Next revision Both sides next revision | ||
vendor:yamaha:opl2 [2019/04/07 23:46] lord_nightmare fix formatting |
vendor:yamaha:opl2 [2019/12/23 12:26] lord_nightmare fix test register notes, and add note about the "dac test" |
||
---|---|---|---|
Line 25: | Line 25: | ||
=== YM2413 Instruments === | === YM2413 Instruments === | ||
There is at present no die image of YM2413. In the near future, [[https:// | There is at present no die image of YM2413. In the near future, [[https:// | ||
- | === YM2413 TEST register (0x0F) === | ||
- | < | ||
- | TEST (0x0F) | ||
- | 76543210 | ||
- | |||||||\- DAC test enable (enables DAC output from the top 4 bits of address 0x10 (0x10 is normally the frequency LSB bits for channel 0) | ||
- | ||||||\-- ? | ||
- | |||||\--- ? | ||
- | ||||\---- This bit, if set, silences the FM sound output. How exactly is unknown. (On YM2151 this bit freezes the phase counters and lfo counters) | ||
- | |||\----- ? | ||
- | ||\------ ? | ||
- | |\------- ? | ||
- | \-------- ? | ||
- | </ | ||
=== YM2413 D0/D1 debug state === | === YM2413 D0/D1 debug state === | ||
Line 58: | Line 45: | ||
- | === VRC7 TEST register (0x0F) === | + | === YM2413 and VRC7 TEST register (0x0F) === |
< | < | ||
TEST (0x0F) | TEST (0x0F) | ||
76543210 | 76543210 | ||
- | |||||||\- if 1, Disables Car/Mod EG units, EG output is forced to 0 (max volume) | + | |||||||\- if 1, Disables Car/Mod EG units, EG output is forced to 0 (max volume). This can be used as a crude DAC test, see below. |
||||||\-- if 1, resets (and holds, while active) the Trem and Vib LFO counts to 0 | ||||||\-- if 1, resets (and holds, while active) the Trem and Vib LFO counts to 0 | ||
|||||\--- if 1, resets (and holds, while active) the PG count for Car/Mod at 0 (this effectively silences the chip) | |||||\--- if 1, resets (and holds, while active) the PG count for Car/Mod at 0 (this effectively silences the chip) | ||
Line 72: | Line 59: | ||
</ | </ | ||
+ | If bit 0 is set, this can be combined with setting bit 2, and writing the ' | ||
=== VRC7 Debug Mode === | === VRC7 Debug Mode === |