This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
vendor:fujitsu [2017/12/17 23:40] furrtek Added basic I/O structures |
vendor:fujitsu [2020/04/12 16:53] (current) mcmaster |
||
---|---|---|---|
Line 9: | Line 9: | ||
====== Processes ====== | ====== Processes ====== | ||
- | [[https:// | + | ^ Branded vendor |
+ | | Sega | 315-5672 | ||
+ | | Sega | 315-5673 | ||
+ | | Sega | 315-5674 | ||
+ | | SNK | LSPC2-A2 | ||
+ | | Capcom | ||
+ | | Capcom | ||
+ | | Capcom | ||
+ | |||
+ | Refs: | ||
+ | * [[https:// | ||
+ | * Chip IDs on this wiki | ||
+ | * http:// | ||
=== CG24 / CG25 gate arrays === | === CG24 / CG25 gate arrays === | ||
+ | |||
+ | http:// | ||
[[https:// | [[https:// | ||
Line 38: | Line 52: | ||
{{: | {{: | ||
+ | |||
+ | == Output driver == | ||
+ | Just a power inverter. Uses 3 BCs. | ||
+ | |||
+ | {{: | ||
== Bidirectional pin driver == | == Bidirectional pin driver == | ||
Top input is output level, bottom input is enable. Outputs go to the pin structure transistors. | Top input is output level, bottom input is enable. Outputs go to the pin structure transistors. | ||
- | Described page 10 of the MBCG25512 datasheet. | + | Described page 10 of the MBCG25512 datasheet. Uses 5 BCs. |
{{: | {{: | ||
+ | |||
+ | == Inverter with 0.5 drive strength == | ||
+ | Uses 0.5 BC. | ||
+ | |||
+ | {{: | ||
+ | |||
+ | == Inverter with 1 drive strength == | ||
+ | Uses 1 BC. | ||
+ | |||
+ | {{: | ||
+ | |||
+ | == 2NAND == | ||
+ | Uses 1 BC. | ||
+ | |||
+ | {{: |